

# Complexity of Regular Functions

Eric Allender and Ian Mertz

Department of Computer Science  
Rutgers University  
Piscataway, NJ 08854, USA  
[allender@cs.rutgers.edu](mailto:allender@cs.rutgers.edu), [iwmertz@gmail.com](mailto:iwmertz@gmail.com)

**Abstract.** We give complexity bounds for various classes of functions computed by cost register automata.

**Keywords:** computational complexity, transducers, weighted automata

## 1 Introduction

We study various classes of *regular functions*, as defined in a recent series of papers by Alur *et al.* [7, 9, 8]. In those papers, the reader can find pointers to work describing the utility of regular functions in various applications in the field of computer-aided verification. Additional motivation for studying these functions comes from their connection to classical topics in theoretical computer science; we describe these connections now.

The class of functions computed by *two-way* deterministic finite transducers is well-known and widely-studied. Engelfriet and Hoogeboom studied this class [16] and gave it the name of *regular string transformations*. They also provided an alternative characterization of the class in terms of monadic second-order logic. It is easy to see that this is a strictly larger class than the class computed by *one-way* deterministic finite transducers, and thus it was of interest when Alur and Černý [4] provided a characterization in terms of a new class of *one-way* deterministic finite automata, known as *streaming string transducers*; see also [5]. Streaming string transducers are traditional deterministic finite automata, augmented with a finite number of *registers* that can be updated at each time step, as well as an output function for each state. Each register has an initial value in  $\Gamma^*$  for some alphabet  $\Gamma$ , and at each step receives a new value consisting of the concatenation of certain other registers and strings. (There are certain other syntactic restrictions, which will be discussed later, in Section 2.)

The model that has been studied in [7, 9, 8], known as *cost register automata* (CRAs), is a generalization of streaming string transducers, where the register update functions are not constrained to be the concatenation of strings, but instead may operate over several other algebraic structures such as monoids, groups and semirings. Stated another way, streaming string transducers are cost register automata that operate over the monoid  $(\Gamma^*, \circ)$  where  $\circ$  denotes concatenation. Another important example is given by the so-called “tropical semiring”, where the additive operation is  $\min$  and the multiplicative operation is  $+$ ; CRAs

over  $(\mathbb{Z}, \min, +)$  can be used to give an alternative characterization of the class of functions computed by weighted automata [7].

The cost register automaton model is the main machine model that was advocated by Alur *et al.* [7] as a tool for defining and investigating various classes of “regular functions” over different domains. Their definition of “regular functions” does not always coincide exactly with the CRA model, but does coincide in several important cases. In this paper, we will focus on the functions computed by (various types of) CRAs.

Although there have been papers examining the complexity of several decision problems dealing with some of these classes of regular functions, there has not previously been a study of the complexity of computing the functions themselves. There was even a suggestion [3] that these functions might be difficult or impossible to compute efficiently in parallel. Our main contribution is to show that most of the classes of regular functions that have received attention lie in certain low levels of the NC hierarchy.

## 2 Preliminaries

The reader should be familiar with some common complexity classes, such as L (deterministic logspace), and P (deterministic polynomial time). Many of the complexity classes we deal with are defined in terms of families of circuits. A language  $A \subseteq \{0, 1\}^*$  is accepted by circuit family  $\{C_n : n \in \mathbb{N}\}$  if  $x \in A$  iff  $C_{|x|}(x) = 1$ . Our focus in this paper will be on *uniform* circuit families; by imposing an appropriate uniformity restriction (meaning that there is an algorithm that describes  $C_n$ , given  $n$ ) circuit families satisfying certain size and depth restrictions correspond to complexity classes defined by certain classes of Turing machines.

For more detailed definitions about the following standard circuit complexity classes (as well as for motivation concerning the standard choice of the  $U_E$ -uniformity), we refer the reader to [20, Section 4.5].

- $NC^i = \{A : A \text{ is accepted by a } U_E\text{-uniform family of circuits of bounded fan-in AND, OR and NOT gates, having size } n^{O(1)} \text{ and depth } O(\log^i n)\}$ .
- $AC^i = \{A : A \text{ is accepted by a } U_E\text{-uniform family of circuits of unbounded fan-in AND, OR and NOT gates, having size } n^{O(1)} \text{ and depth } O(\log^i n)\}$ .
- $TC^i = \{A : A \text{ is accepted by a } U_E\text{-uniform family of circuits of unbounded fan-in MAJORITY gates, having size } n^{O(1)} \text{ and depth } O(\log^i n)\}$ .

We remark that, for constant-depth classes such as  $AC^0$  and  $TC^0$ ,  $U_E$ -uniformity coincides with  $U_D$ -uniformity, which is also frequently called DLOGTIME-uniformity.) We use these same names to refer to the associated classes of *functions* computed by the corresponding classes of circuits.

We also need to refer to certain classes defined by families of *arithmetic* circuits. Let  $(S, +, \times)$  be a semiring. An *arithmetic circuit* consists of input gates,  $+$  gates, and  $\times$  gates connected by directed edges (or “wires”). One gate is designated as an “output” gate. If a circuit has  $n$  input gates, then it computes

a function from  $S^n \rightarrow S$  in the obvious way. In this paper, we consider only arithmetic circuits where all gates have bounded fan-in.

- $\#\text{NC}^1_S$  is the class of functions  $f : \bigcup_n S^n \rightarrow S$  for which there is a  $U_E$ -uniform family of arithmetic circuits  $\{C_n\}$  of logarithmic depth, such that  $C_n$  computes  $f$  on  $S^n$ .
- By convention, when there is no subscript,  $\#\text{NC}^1$  denotes  $\#\text{NC}^1_{\mathbb{N}}$ , with the additional restriction that the functions in  $\#\text{NC}^1$  are considered to have domain  $\bigcup_n \{0, 1\}^n$ . That is, we restrict the inputs to the Boolean domain. (Boolean negation is also allowed at the input gates.)
- $\text{GapNC}^1$  is defined as  $\#\text{NC}^1 - \#\text{NC}^1$ ; that is: the class of all functions that can be expressed as the difference of two  $\#\text{NC}^1$  functions. It is the same as  $\#\text{NC}^1_{\mathbb{Z}}$  restricted to the Boolean domain. See [20, 1] for more on  $\#\text{NC}^1$  and  $\text{GapNC}^1$ .

The following inclusions are known:

$$\text{NC}^0 \subseteq \text{AC}^0 \subseteq \text{TC}^0 \subseteq \text{NC}^1 \subseteq \#\text{NC}^1 \subseteq \text{GapNC}^1 \subseteq \text{L} \subseteq \text{AC}^1 \subseteq \text{P}.$$

All inclusions are straightforward, except for  $\text{GapNC}^1 \subseteq \text{L}$  [17].

## 2.1 Cost-register automata

A *cost-register automaton* (CRA) is a deterministic finite automaton (with a read-once input tape) augmented with a fixed finite set of *registers* that store elements of some algebraic domain  $\mathcal{A}$ . At each step in its computation, the machine

- consumes the next input symbol (call it  $a$ ),
- moves to a new state (based on  $a$  and the current state (call it  $q$ )),
- based on  $q$  and  $a$ , updates each register  $r_i$  using updates of the form  $r_i \leftarrow f(r_1, r_2, \dots, r_k)$ , where  $f$  is an expression built using the registers  $r_1, \dots, r_k$  using the operations of the algebra  $\mathcal{A}$ .

There is also an “output” function  $\mu$  defined on the set of states;  $\mu$  is a partial function – it is possible for  $\mu(q)$  to be undefined. Otherwise, if  $\mu(q)$  is defined, then  $\mu(q)$  is some expression of the form  $f(r_1, r_2, \dots, r_k)$ , and the output of the CRA on input  $x$  is  $\mu(q)$  if the computation ends with the machine in state  $q$ .

More formally, here is the definition as presented by Alur *et al.* [7].

A cost-register automaton  $M$  is a tuple  $(\Sigma, Q, q_0, X, \delta, \rho, \mu)$ , where

- $\Sigma$  is a finite input alphabet.
- $Q$  is a finite set of states.
- $q_0 \in Q$  is the initial state.
- $X$  is a finite set of *registers*.
- $\delta : Q \times \Sigma \rightarrow Q$  is the state-transition function.
- $\rho : Q \times \Sigma \times X \rightarrow E$  is the register update function (where  $E$  is a set of algebraic expressions over the domain  $\mathcal{A}$  and variable names for the registers in  $X$ ).

- $\mu : Q \rightarrow E$  is a (partial) final cost function.

A *configuration* of a CRA is a pair  $(q, \nu)$ , where  $\nu$  maps each element of  $X$  to an algebraic expression over  $\mathcal{A}$ . The *initial configuration* is  $(q_0, \nu_0)$ , where  $\nu_0$  assigns the value 0 to each register. Given a string  $w = a_1 \dots a_n$ , the *run* of  $M$  on  $w$  is the sequence of configurations  $(q_0, \nu_0), \dots, (q_n, \nu_n)$  such that, for each  $i \in \{1, \dots, n\}$   $\delta(q_{i-1}, a_i) = q_i$  and, for each  $x \in X$ ,  $\nu_i(x)$  is the result of composing the expression  $\rho(q_{i-1}, a_i, x)$  to the expressions in  $\nu_{i-1}$  (by substituting in the expression  $\nu_{i-1}(y)$  for each occurrence of the variable  $y \in X$  in  $\rho(q_{i-1}, a_i, x)$ ). The output of  $M$  on  $w$  is undefined if  $\mu(q_n)$  is undefined. Otherwise, it is the result of evaluating the expression  $\mu(q_n)$  (by substituting in the expression  $\nu_n(y)$  for each occurrence of the variable  $y \in X$  in  $\mu(q_n)$ ).

It is frequently useful to restrict the algebraic expressions that are allowed to appear in the transition function  $\rho : Q \times \Sigma \times X \rightarrow E$ . One restriction that is important in previous work [7] is the “copyless” restriction.

A CRA is *copyless* if, for every register  $r \in X$ , for each  $q \in Q$  and each  $a \in \Sigma$ , the variable “ $r$ ” appears at most once in the multiset  $\{\rho(q, a, s) : s \in X\}$ . In other words, for a given transition, no register can be used more than once in computing the new values for the registers. Following [8], we refer to copyless CRAs as CCRAs. Over many algebras, unless the copyless restriction is imposed, CRAs compute functions that can not be computed in polynomial time. For instance, CRAs that can concatenate string-valued registers and CRAs that can multiply integer-valued registers can perform “repeated squaring” and thereby obtain results that require exponentially-many symbols to write down.

### 3 CRAs over Monoids

In this section, we study CRAs operating over algebras with a single operation. We focus on two canonical examples:

- CRAs operating over the commutative monoid  $(\mathbb{Z}, +)$ .
- CRAs operating over the noncommutative monoid  $(\Gamma^*, \circ)$ .

#### 3.1 CRAs over the integers

Additive CRAs (ACRAs) are CRAs that operate over commutative monoids. They have been studied in [7, 9, 8]; in [9] the ACRAs that were studied operated over  $(\mathbb{Z}, +)$ , and thus far no other commutative monoid has received much attention, in connection with CRAs.

**Theorem 1.** *All functions computable by CCRAs over  $(\mathbb{Z}, +)$  are computable in  $\text{NC}^1$ . (This bound is tight, since there are regular sets that are complete for  $\text{NC}^1$  under projections [10].)*

*Proof.* It was shown in [7] that CCRAs (over any commutative semiring) have equivalent power to CRAs that are not restricted to be copyless, but that have

another restriction: the register update functions are all of the form  $r \leftarrow r' + c$  for some register  $r'$  and some semiring element  $c$ . Thus assume that the function  $f$  is computed by a CRA  $M$  of this form. Let  $M$  have  $k$  registers  $r_1, \dots, r_k$ .

It is straightforward to see that the following functions are computable in  $\text{NC}^1$ :

- $(x, i) \mapsto q$ , such that  $M$  is in state  $q$  after reading the prefix of  $x$  of length  $i$ .
- $(x, i) \mapsto G_i$ , where  $G_i$  is a labeled bipartite graph on  $[k] \times [k]$ , with the property that there is an edge labeled  $c$  from  $j$  on the left-hand side to  $\ell$  on the right hand side, if the register update operation that takes place when  $M$  consumes the  $i$ -th input symbol includes the update  $r_\ell \leftarrow r_j + c$ . If the register update operation includes the update  $r_\ell \leftarrow c$ , then vertex  $\ell$  on the right hand side is labeled  $c$ . (To see that this is computable in  $\text{NC}^1$ , note that by the previous item, in  $\text{NC}^1$  we can determine the state  $q$  that  $M$  is in as it consumes the  $i$ -th input symbol. Thus  $G_i$  is merely a graphical representation of the register update function corresponding to state  $q$ .) Note that the indegree of each vertex in  $G_i$  is at most one. (The *outdegree* of a vertex may be as high as  $k$ .)

Now consider the graph  $G$  that is obtained by concatenating the graphs  $G_i$  (by identifying the right-hand side of  $G_i$  with the left-hand side of  $G_{i+1}$  for each  $i$ ). This graph shows how the registers at time  $i + 1$  depend on the registers at time  $i$ .  $G$  is a constant-width graph, and it is known that reachability in constant-width graphs is computable in  $\text{NC}^1$ . Note that we can determine in  $\text{NC}^1$  the register that provides the output when the last symbol of  $x$  is read. By tracing the edges back from that vertex in  $G$  (following the unique path leading back toward the left, using the fact that each vertex has indegree at most one) we eventually encounter a vertex of indegree zero. In  $\text{NC}^1$  we can determine which edges take part in this path, and add the labels that occur along that path. This yields the value of  $f(x)$ .  $\square$

We remark that the  $\text{NC}^1$  upper bound holds for any commutative monoid where iterated addition of monoid elements can be computed in  $\text{NC}^1$ .

A related bound holds, when the copyless restriction is dropped:

**Theorem 2.** *All functions computable by CRAs over  $(\mathbb{Z}, +)$  are computable in  $\text{GapNC}^1$ . (This bound is tight, since there is one such function that is hard for  $\text{GapNC}^1$  under  $\text{AC}^0$  reductions.)*

*Proof.* We use a similar approach as in the proof of the preceding theorem. We build a bipartite graph  $G_i$  that represents the register update function that is executed while consuming the  $i$ -th input symbol, as follows. Each register update operation is of the form  $r_\ell \leftarrow a_0 + r_{i_1} + r_{i_2} + \dots + r_{i_m}$ . Each register  $r_j$  appears, say,  $a_j$  times in this sum, for some nonnegative integer  $a_j$ . If  $r_\ell \leftarrow a_0 + \sum_{j=1}^k a_j \cdot r_j$  is the update for  $r_\ell$  at time  $i$ , then if  $a_j > 0$ , then  $G_i$  will have an edge labeled  $a_j$  from  $j$  on the left-hand side to  $\ell$  on the right-hand side, along with an edge from 0 to  $\ell$  labeled  $a_0$ , and an edge from 0 to 0. Let the graph  $G_i$  correspond to

matrix  $M_i$ . An easy inductive argument shows that  $(\sum_{j=0}^k (\prod_{i=1}^t M_i))_{j,\ell}$  gives the value of register  $\ell$  after time  $t$ . The upper bound now follows since iterated multiplication of  $O(1) \times O(1)$  integer matrices can be computed in  $\text{GapNC}^1$  [15].

For the lower bound, observe that it is shown in [15], building on [12], that computing the iterated product of  $3 \times 3$  matrices with entries from  $\{0, 1, -1\}$  is complete for  $\text{GapNC}^1$ . More precisely, taking a sequence of such matrices as input and outputting the  $(1,1)$  entry of the product is complete for  $\text{GapNC}^1$ . Consider the alphabet  $\Gamma$  consisting of such matrices. There is a CRA taking input from  $\Gamma^*$  and producing as output the contents of the  $(1,1)$  entry of the product of the matrices given as input. (The CRA simulates matrix multiplication in the obvious way.)  $\square$

### 3.2 CRAs over $(\Gamma^*, \circ)$

Unless we impose the copyless restriction, CRAs over this monoid can generate exponentially-long strings. Thus in this subsection we consider only CCRAs.

CCRAs operating over the algebraic structure  $(\Gamma^*, \circ)$  are precisely the so-called *streaming string transducers* that were studied in [5], and shown there to compute precisely the functions computed by two-way deterministic finite transducers (2DFAs). This class of functions is very familiar, and it is perhaps folklore that such functions can be computed in  $\text{NC}^1$ , but we have found no mention of this in the literature. Thus we present the proof here.

**Theorem 3.** *All functions computable by CCRAs over  $(\Gamma^*, \circ)$  are computable in  $\text{NC}^1$ . (This bound is tight, since there are regular sets that are complete for  $\text{NC}^1$  under projections [10].)*

*Proof.* Let  $M$  be a 2DFA computing a (partial) function  $f$ , and let  $x$  be a string of length  $n$ . If  $f(x)$  is defined, then  $M$  halts on input  $x$ , which means that  $M$  visits no position  $i$  of  $x$  more than  $k$  times, where  $k$  is the size of the state set of  $M$ .

Define the *visit sequence at  $i$*  to be the sequence  $q_{(i,1)}, q_{(i,2)}, \dots, q_{(i,\ell_i)}$  of length  $\ell_i \leq k$  such that  $q_{(i,j)}$  is the state that  $M$  is in the  $j$ -th time that it visits position  $i$ . Denote this sequence by  $V_i$ .

We will show that the function  $(x, i) \mapsto V_i$  is computable in  $\text{NC}^1$ . Assume for the moment that this is computable in  $\text{NC}^1$ ; we will show how to compute  $f$  in  $\text{NC}^1$ .

Note that there is a planar directed graph  $G$  of width at most  $k$  having vertex set  $\bigcup_i V_i$ , where all edges adjacent to vertices  $V_i$  go to vertices in either  $V_{i-1}$  or  $V_{i+1}$ , as follows: Given  $V_{i-1}$ ,  $V_i$  and  $V_{i+1}$ , for any  $q_{(i,j)} \in V_i$ , it is trivial to compute the pair  $(i', j')$  such that, when  $M$  is in state  $q_{(i,j)}$  scanning the  $i$ -th symbol of the input, then at the next step it will be in state  $q_{(i',j')}$  scanning the  $i'$ -th symbol of the input. (Since this depends on only  $O(1)$  bits, it is computable in  $U_E$ -uniform  $\text{NC}^0$ .) The edge set of  $G$  consists of these “next move” edges from  $q_{(i,j)}$  to  $q_{(i',j')}$ . It is immediate that no edges cross when embedded in the plane in the obvious way (with the vertex sets  $V_1, V_2, \dots$  arranged in vertical columns

with  $V_1$  at the left end, and  $V_{i+1}$  immediately to the right of  $V_i$ , and with the vertices  $q_{(i,1)}, q_{(i,2)}, \dots, q_{(i,\ell_i)}$  arranged in order within the column for  $V_i$ .

Let us say that  $(i, j)$  *comes before*  $(i', j')$  if there is a path from  $q_{(i,j)}$  to  $q_{(i',j')}$  in  $G$ . Since reachability in constant-width planar graphs is computable in  $\text{AC}^0$  [11], it follows that the “comes before” predicate is computable in  $\text{AC}^0$ .

Thus, in  $\text{TC}^0$ , one can compute the size of the set  $\{(i', j') : (i', j') \text{ comes before } (i, j) \text{ and } M \text{ produces an output symbol when moving from } q_{(i',j')}\}$ . Call this number  $m_{(i,j)}$ . Hence, in  $\text{TC}^0$  one can compute the function  $(x, m) \mapsto (i, j)$  such that  $m_{(i,j)} = m$ . But this allows us to determine what symbol is the  $m$ -th symbol of  $f(x)$ . Hence, given the sequences  $V_i$ ,  $f(x)$  can be computed in  $\text{TC}^0 \subseteq \text{NC}^1$ .

It remains to show how to compute the sequences  $V_i$ .

It suffices to show that the set  $B = \{(x, i, V) : V = V_i\} \in \text{NC}^1$ . To do this, we will present a nondeterministic constant-width branching program recognizing  $B$ ; such branching programs recognize only sets in  $\text{NC}^1$  [10]. Our branching program will guess each  $V_j$  in turn; note that each  $V_j$  can be described using only  $O(k \log k) = O(1)$  bits, and thus there are only  $O(1)$  choices possible at any step. When guessing  $V_{j+1}$ , the branching program rejects if  $V_{j+1}$  is inconsistent with  $V_j$  and the symbols being scanned at positions  $j$  and  $j+1$ . When  $i = j$  the branching program rejects if  $V$  is not equal to the guessed value of  $V_i$ . When  $j = |x|$  the branching program halts and accepts if all of the guesses  $V_1, \dots, V_n$  have been consistent. It is straightforward to see that the algorithm is correct.  $\square$

## 4 CRAs over Semirings

In this section, we study CRAs operating over algebras with two operations satisfying the semiring axioms. We focus on three such structures:

- CRAs operating over the commutative ring  $(\mathbb{Z}, +, \times)$ .
- CRAs operating over the commutative semiring  $(\mathbb{N} \cup \{\infty\}, \min, +)$ : the so-called “tropical” semiring.
- CRAs operating over the noncommutative semiring  $(\Gamma^* \cup \{\perp\}, \max, \circ)$ .

There is a large literature dealing with *weighted automata* operating over semirings. It is shown in [7] that the functions computed by weighted automata operating over a semiring  $(S, +, \times)$  is exactly equal to the class of functions computed by CRAs operating over  $(S, +, \times)$ , where the only register operations involving  $\times$  are of the form  $r \leftarrow r' \times c$  for some register  $r'$  and some semiring element  $c$ . Thus for each structure, we will also consider CRAs satisfying this restriction.

We should mention the close connection between iterated matrix product and weighted automata operating over commutative semirings. As in the proof of Theorem 2, when a CRA is processing the  $i$ -th input symbol, each register update function is of the form  $r_\ell \leftarrow a_0 + \sum_{j=1}^k a_j \cdot r_j$ , and thus the register updates for position  $i$  can be encoded as a matrix. Thus the computation of the machine on an input  $x$  can be encoded as an instance of iterated matrix multiplication. In fact, some treatments of weighted automata essentially *define*

weighted automata in terms of iterated matrix product. (For instance, see [18, Section 3].) Thus, since iterated product of  $k \times k$  matrices lies in  $\#\text{NC}^1_S$  for any commutative semiring  $S$ , the functions computed by weighted automata operating over  $S$  all lie in  $\#\text{NC}^1_S$ . (For the case when  $S = \mathbb{Z}$ , iterated matrix product of  $k \times k$  matrices is *complete* for  $\text{GapNC}^1$  for all  $k \geq 3$  [15, 12].)

#### 4.1 CRAs over the integers.

First, we consider the copyless case:

**Theorem 4.** *All functions computable by CCRAAs over  $(\mathbb{Z}, +, \times)$  are computable in  $\text{GapNC}^1$ . (Some such functions are hard for  $\text{NC}^1$ , but we do not know if any are hard for  $\text{GapNC}^1$ .)*

*Proof.* Consider a CCRA  $M$  computing a function  $f$ , operating on input  $x$ . There is a function computable in  $\text{NC}^1$  that maps  $x$  to an encoding of an arithmetic circuit that computes  $f(x)$ , constructed as follows: The circuit will have gates  $r_{j,i}$  computing the value of register  $j$  at time  $i$ . The register update functions dictate which operations will be employed, in order to compute the value of  $r_{j,i}$  from the gates  $r_{j',i-1}$ . Due to the copyless restriction, the outdegree of each gate is at most 1 (which guarantees that the circuit is a formula).

It follows from Lemma 5 below that  $f \in \text{GapNC}^1$ . □

**Lemma 5.** *If there is a function computable in  $\text{NC}^1$  that takes an input  $x$  and produces an encoding of an arithmetic formula that computes  $f(x)$  when evaluated over the integers, then  $f \in \text{GapNC}^1$ .*

*Proof.* By [14], there is a logarithmic-depth arithmetic-Boolean formula over the integers, that takes as input an encoding of a formula  $F$  and outputs the integer represented by  $F$ . An arithmetic-Boolean formula is a formula with Boolean gates AND, OR and NOT, and arithmetic gates  $+$ ,  $\times$ , as well as *test* and *select* gates that provide an interface between the two types of gates. Actually, the construction given in [14] does not utilize any *test* gates [13], and thus we need not concern ourselves with them. (Note that this implies that there is no path in the circuit from an arithmetic gate to a Boolean gate.)

A *select* gate takes three inputs  $(y, x_0, x_1)$  and outputs  $x_0$  if  $y = 0$  and outputs  $x_1$  otherwise. In the construction given in [14], *select* gates are only used when  $y$  is a Boolean value. When operating over the integers, then,  $\text{select}(y, x_0, x_1)$  is equivalent to  $y \times x_1 + (1 - y) \times x_0$ . But since Boolean  $\text{NC}^1$  is contained in  $\#\text{NC}^1 \subseteq \text{GapNC}^1$  (see, e.g., [1]), the Boolean circuitry can all be replaced by arithmetic circuitry. (When operating over algebras other than  $\mathbb{Z}$ , it is not clear that such a replacement is possible.) □

We cannot entirely remove the copyless restriction while remaining in the realm of polynomial-time computation, since repeated squaring allows one to obtain numbers that require exponentially-many bits to represent in binary. However, as noted above, if the multiplicative register updates are all of the



form  $r \leftarrow r' \times c$ , then again the  $\text{GapNC}^1$  upper bound holds (and in this case, some of these CRA functions are complete for  $\text{GapNC}^1$ , just as was argued in the proof of Theorem 2).

## 4.2 CRAs over the tropical semiring.

Again, we first consider the copyless case.

**Theorem 6.** *All functions computable by CCRAs over the tropical semiring are computable in  $\mathbb{L}$ , and in  $\text{NC}^1(\#\text{NC}_{\text{trop}}^1)$ .*

Here,  $\text{NC}^1(\#\text{NC}_{\text{trop}}^1)$  refers to the class of functions expressible as  $g(f(x))$  for some functions  $f \in \text{NC}^1$  and  $g \in \#\text{NC}_{\text{trop}}^1$ . No inclusion relation is known between  $\mathbb{L}$  and  $\text{NC}^1(\#\text{NC}_{\text{trop}}^1)$ .

*Proof.* The  $\mathbb{L}$  upper bound follows easily, because the only operation that increases the value of a register is a  $+$  operation, and because of the copyless restriction the value of a register after  $i$  computation steps can be expressed as a sum of  $i^{O(1)}$  values that are present as constants in the program of the CRA. Thus, in particular, the value of a register at any point during the computation on input  $x$  can be represented using  $O(\log |x|)$  bits. Thus a logspace machine can simply simulate a CRA directly, storing the value of each of the  $O(1)$  registers, and computing the updates at each step.

For the  $\text{NC}^1(\#\text{NC}_{\text{trop}}^1)$  upper bound, first note that there is a function  $h$  computable in  $\text{NC}^1$  that takes  $x$  as input, and outputs a description of an arithmetic formula over the tropical semiring that computes  $f(x)$ . This is exactly as in the first paragraph of the proof of Theorem 4.

Next, as in the proof of Lemma 5, recall that, by [14], there is a uniform family of *logarithmic-depth* arithmetic-Boolean formulae  $\{C_n\}$  over the tropical semiring, that takes as input an encoding of a formula  $F$  and outputs the integer represented by  $F$ . Furthermore, each arithmetic-Boolean formula  $C_n$  has Boolean gates AND, OR and NOT, and arithmetic gates  $\min$ ,  $+$ , as well as *select* gates, and there is no path in  $C_n$  from an arithmetic gate to a Boolean gate.

Let  $\{D_n\}$  be the uniform family of arithmetic circuits, such that  $D_n$  is the connected subcircuit of  $C_n$  consisting only of arithmetic  $\min$  and  $+$  gates. We now have the following situation: The  $\text{NC}^1$  function  $h$  (which maps  $x$  to an encoding of a formula  $F$  having some length  $m$ ) composed with the circuit  $C_m$  (which takes  $F$  as input and produces  $f(x)$  as output) is identical with some  $\text{NC}^1$  function  $h'$  (computed by the  $\text{NC}^1$  circuitry in the composed hardware for  $C_m(h(x))$ ) feeding into the arithmetic circuitry of  $D_m$ . This is precisely what is needed, in order to establish our claim that  $f \in \text{NC}^1(\#\text{NC}_{\text{trop}}^1)$ .  $\square$

Unlike the case of CRAs operating over the integers, CRAs over the tropical semiring without the copyless restriction compute only functions that are computable in polynomial time (via a straightforward simulation). We know of no better upper bound than  $\mathbb{P}$  in this case, and we also have no lower bounds.

As noted above at the beginning of Section 4, if the “multiplicative” register updates (i.e.,  $+$  in the tropical semiring) are all of the form  $r \leftarrow r' + c$ , then even without the copyless restriction, the computation of a CRA function  $f$  reduces to iterated matrix multiplication of  $O(1) \times O(1)$  matrices over the tropical semiring. Again, it follows easily that the contents of any register at any point in the computation can be represented using  $O(\log n)$  bits. Thus the upper bound of  $L$  holds also in this case.

### 4.3 CRAs over the max-concat semiring.

As in Section 3.2, we consider only CCRAAs.

**Theorem 7.** *All functions computable by CCRAAs over  $(\Gamma^*, \max, \circ)$  are computable in  $AC^1$ .*

*Proof.* Let  $f$  be computed by a CCRA  $M$  operating over  $(\Gamma^*, \max, \circ)$ .

We first present a logspace-computable function  $h$  with the property that  $h(1^n)$  is a description of a circuit  $C_n$  computing  $f$  on inputs of length  $n$ . The input convention is slightly different for this circuit family. For each input symbol  $a$  and each  $i \leq n$  there is an input gate  $g_{i,a}$  that evaluates to  $\lambda$  (the empty string) if  $x_i = a$ , and evaluates to  $\perp$  otherwise. (This provides an “arithmetical” answer to the Boolean query “is the  $i$ -th input symbol equal to  $a$ ?”)

Assume that there are gates  $r_{1,i}, r_{2,i}, \dots, r_{k,i}$  storing the values of each of the registers at time  $i$ . For  $i = 0$  these gates are constants. For each input symbol  $a$  and each  $j \leq k$ , let  $E_{a,j}(r_{1,i}, \dots, r_{k,i})$  be the expression that describes how register  $j$  is updated if the  $i + 1$ -st symbol is  $a$ . Then the value  $r_{j,i+1} = \max_a \{g_{i,a} \circ E_{a,j}(r_{1,i}, \dots, r_{k,i})\}$ . This yields a very uniform circuit family, since the circuit for inputs of length  $n$  consists of  $n$  identical blocks of this form connected in series. That is, there is a function computable in  $NC^1$  that takes  $1^n$  as input, and produces an encoding of circuit  $C_n$  as output.

Although the depth of circuit  $C_n$  is linear in  $n$ , its *algebraic degree* is only polynomial in  $n$ . (Recall that the additive operation of the semiring is  $\max$  and the multiplicative operation is  $\circ$ . Thus the degree of a  $\max$  gate is the maximum of the degrees of the gates that feed into it, and the degree of a  $\circ$  gate is the sum of the degrees of the gates that feed into it.) This degree bound follows from the copyless restriction. (Actually, the copyless restriction is required only for the  $\circ$  gates; inputs to the  $\max$  gates could be re-used without adversely affecting the degree.)

By [2, Proposition 5.2], arithmetic circuits of polynomial size and algebraic degree over  $(\Gamma^*, \max, \circ)$  characterize exactly the complexity class  $\text{OptLogCFL}$ .  $\text{OptLogCFL}$  was defined by Vinay [19] as follows:  $f$  is in  $\text{OptLogCFL}$  if there is a nondeterministic logspace-bounded auxiliary pushdown automaton  $M$  running in polynomial time, such that, on input  $x$ ,  $f(x)$  is the lexicographically largest string that appears on the output tape of  $M$  along any computation path. The proof of Proposition 5.2 in [2], which shows how an auxiliary pushdown automaton can simulate the computation of a max-concat circuit, also makes it

clear that an auxiliary pushdown machine, operating in polynomial time, can take a string  $x$  as input, use its logarithmic workspace to compute the bits of  $h(1^{|x|})$  (i.e., to compute the description of the circuit  $C_{|x|}$ ), and then to produce  $C_{|x|}(x) = f(x)$  as the lexicographically-largest string that appears on its output tape along any computation path. That is, we have  $f \in \text{OptLogCFL}$ .

By [2, Lemma 5.5],  $\text{OptLogCFL} \subseteq \text{AC}^1$ , which completes the proof.  $\square$

## Acknowledgments

This work was supported by NSF grant CCF-1064785 and an REU supplement.

## References

1. Allender, E.: Arithmetic circuits and counting complexity classes. In: Krajíček, J. (ed.) *Complexity of Computations and Proofs*, Quaderni di Matematica, vol. 13, pp. 33–72. Seconda Università di Napoli (2004)
2. Allender, E., Jiao, J., Mahajan, M., Vinay, V.: Non-commutative arithmetic circuits: Depth reduction and size lower bounds. *Theoretical Computer Science* 209(1–2), 47–86 (1998)
3. Alur, R.: Regular functions (2013), lecture presented at *Horizons in TCS: A Celebration of Mihalis Yannakakis's 60th Birthday*, Center for Computational Intractability, Princeton, NJ
4. Alur, R., Cerný, P.: Expressiveness of streaming string transducers. In: *Conference on Foundations of Software Technology and Theoretical Computer Science (FST&TCS)*. LIPIcs, vol. 8, pp. 1–12. Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik (2010)
5. Alur, R., Cerný, P.: Streaming transducers for algorithmic verification of single-pass list-processing programs. In: *38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL)*. pp. 599–610 (2011)
6. Alur, R., D'Antoni, L., Deshmukh, J.V., Raghothaman, M., Yuan, Y.: Regular functions, cost register automata, and generalized min-cost problems. *CoRR* abs/1111.0670 (2011)
7. Alur, R., D'Antoni, L., Deshmukh, J.V., Raghothaman, M., Yuan, Y.: Regular functions and cost register automata. In: *28th Annual ACM/IEEE Symposium on Logic in Computer Science (LICS)*. pp. 13–22 (2013), see also the expanded version, [6].
8. Alur, R., Freilich, A., Raghothaman, M.: Regular combinators for string transformations. In: *Joint Meeting of the Twenty-Third EACSL Annual Conference on Computer Science Logic and the Twenty-Ninth Annual ACM/IEEE Symposium on Logic in Computer Science*, (CSL-LICS). p. 9. ACM (2014)
9. Alur, R., Raghothaman, M.: Decision problems for additive regular functions. In: *ICALP*. pp. 37–48. No. 7966 in *Lecture Notes in Computer Science*, Springer (2013)
10. Barrington, D.A.: Bounded-width polynomial-size branching programs recognize exactly those languages in  $\text{NC}^1$ . *Journal of Computer and System Sciences* 38, 150–164 (1989)
11. Barrington, D.A.M., Lu, C.J., Miltersen, P.B., Skyum, S.: Searching constant width mazes captures the  $\text{AC}^0$  hierarchy. In: *15th International Symposium on Theoretical Aspects of Computer Science (STACS)*. pp. 73–83. No. 1373 in *Lecture Notes in Computer Science*, Springer (1998)

12. Ben-Or, M., Cleve, R.: Computing algebraic formulas using a constant number of registers. *SIAM Journal on Computing* 21(1), 54–58 (1992)
13. Buss, S.: Comment on formula evaluation (2014), personal communication.
14. Buss, S.R., Cook, S., Gupta, A., Ramachandran, V.: An optimal parallel algorithm for formula evaluation. *SIAM Journal on Computing* 21(4), 755–780 (1992)
15. Caussinus, H., McKenzie, P., Thérien, D., Vollmer, H.: Nondeterministic  $NC^1$  computation. *Journal of Computer and System Sciences* 57(2), 200–212 (1998)
16. Engelfriet, J., Hoogeboom, H.J.: MSO definable string transductions and two-way finite-state transducers. *ACM Trans. Comput. Log.* 2(2), 216–254 (2001)
17. Hesse, W., Allender, E., Barrington, D.A.M.: Uniform constant-depth threshold circuits for division and iterated multiplication. *Journal of Computer and System Sciences* 65, 695–716 (2002)
18. Kiefer, S., Murawski, A.S., Ouaknine, J., Wachter, B., Worrell, J.: On the complexity of equivalence and minimisation for  $Q$ -weighted automata. *Logical Methods in Computer Science* 9(1) (2013)
19. Vinay, V.: Counting auxiliary pushdown automata. In: *Proceedings of the Sixth Annual Structure in Complexity Theory Conference, Chicago, Illinois, USA, June 30 - July 3, 1991*. pp. 270–284 (1991), <http://dx.doi.org/10.1109/SCT.1991.160269>
20. Vollmer, H.: *Introduction to Circuit Complexity: A Uniform Approach*. Springer-Verlag New York Inc. (1999)