

# A Satisfiability Algorithm for Depth-2 Circuits with a Symmetric Gate at the Top and AND Gates at the Bottom

Takayuki Sakai<sup>\*</sup> Kazuhisa Seto<sup>†</sup> Suguru Tamaki<sup>‡</sup> Junichi Teruyama<sup>§</sup>

### Abstract

In this paper, we present a moderately exponential time algorithm for the circuit satisfiability problem of depth-2 unbounded-fan-in circuits with an arbitrary symmetric gate at the top and AND gates at the bottom. As a special case, we obtain an algorithm for the maximum satisfiability problem that runs in time  $poly(n^t) \cdot 2^{n-n^{1/O(t)}}$  for instances with n variables and  $O(n^t)$  clauses.

Key words: exponential time algorithm, maximum satisfiability, circuit satisfiability

<sup>\*</sup>Oki Electric Industry Co., Ltd.

<sup>&</sup>lt;sup>†</sup>Seikei University seto@st.seikei.ac.jp. Supported in part by MEXT KAKENHI 24106003); JSPS KAKENHI (26730007).

<sup>&</sup>lt;sup>‡</sup>Kyoto University tamak@kuis.kyoto-u.ac.jp. Supported in part by MEXT KAKENHI (24106003); JSPS KAK-ENHI (25240002, 26330011).

<sup>&</sup>lt;sup>§</sup>National Institute of Informatics, and JST, ERATO, Kawarabayashi Large Graph Project teruyama@nii.ac.jp.

# 1 Introduction

#### 1.1 Background

In the *circuit satisfiability problem* (Circuit SAT), our task is, given a Boolean circuit C, to decide whether there exists a 0/1 assignment to the input variables such that C evaluates 1. If input instances are restricted to a class of Boolean circuits C, the problem is called C-SAT. A naïve algorithm can solve Circuit SAT in time  $O(\text{poly}(|C|) \cdot 2^n)$ , where we denote by |C| the size of C and by n the number of input variables of C respectively. We say an algorithm for C-SAT is *moderately exponential time* if it checks the satisfiability of every  $C \in C$  in time  $\text{poly}(|C|) \cdot 2^{n-\omega(\log n)}$ , i.e., super-polynomially faster than  $2^n$ . We are interested in for which class C moderately exponential time satisfiability algorithms exist.

In this paper, we present a moderately exponential time algorithm for  $\mathbf{SYM} \circ \mathbf{AND}$ -SAT, where  $\mathbf{SYM} \circ \mathbf{AND}$  is the class of depth-2 unbounded-fan-in circuits with an arbitrary symmetric gate at the top and AND gates at the bottom. Our algorithm can handle circuits of super-polynomial size. Such a result has not been known even for  $\mathbf{MAJ} \circ \mathbf{AND}$ -SAT that is a special case of  $\mathbf{SYM} \circ \mathbf{AND}$ -SAT, where symmetric gates are restricted to MAJORITY gates.  $\mathbf{MAJ} \circ \mathbf{AND}$ -SAT is equivalent to the maximum satisfiability problem (Max SAT)<sup>1</sup> and usually treated as so in the context. Before stating our contribution more formally, we briefly survey Max SAT and Circuit SAT to explain our motivation for studying  $\mathbf{SYM} \circ \mathbf{AND}$ -SAT.

#### Maximum satisfiability

In Max SAT, the task is, given a set of clauses, to find a 0/1 assignment to the input variables that maximizes the number of satisfied clauses, where a clause is a disjunction of literals and a literal is a Boolean variable or its negation. Max SAT is one of the most fundamental NP-hard problems. In Max k-SAT, we pose a restriction on input instances that each clause contains at most k literals. Max k-SAT is NP-hard even when k = 2.

Exponential time algorithms for Max SAT have been developed with respect to various parameters such as the number of variables, the number of clauses, the length of an instance and an objective value, see, e.g., [27] for the collection of previous results. With respect to the number of variables n, Williams gave an  $O(2^{\omega n/3})$ -time algorithm for Max 2-SAT [33], where  $\omega < 2.3728639$  [19] is the exponent of the matrix multiplication. Since then, the existence of moderately exponential time algorithms for Max 3-SAT has been one of the major open questions in the study of exponential time algorithms, see, e.g., [5].

#### **Circuit Satisfiability**

Studying moderately exponential time algorithms for Circuit SAT is motivated by not only the importance in practice, e.g., logic circuit design and constraint satisfaction but also the viewpoint of Boolean circuit complexity. As pointed out by several papers such as [34, 38], there are strong connections between proving circuit lower bounds for C and designing moderately exponential time algorithms for C-SAT.

Typical such connections are: (1) Some proof techniques such as deterministic/random restriction (shrinkage analysis/switching lemma) simultaneously prove circuit lower bounds for Cand give C-SAT algorithms, e.g., when C is  $\mathbf{AC}^0$  circuits (bounded-depth unbounded-fan-in circuits with AND and OR gates) [2, 7, 15], or Boolean formulas [10, 11, 28, 32]. (2) As shown by

 $<sup>^{1}</sup>$ We do not distinguish **MAJ**  $\circ$  **AND**-SAT and **MAJ**  $\circ$  **OR**-SAT because we allow inputs to gates to be negated.

Williams [34, 37], if we obtain a moderately exponential time algorithm for C-SAT, then we also have a separation of complexity classes, i.e., NEXP  $\notin C$ , where NEXP is the class of languages decidable by non-deterministic exponential time Turing machines.

These connections raise natural questions: (Q1) If we can prove circuit lower bounds for C, then can we also obtain a moderately exponential time algorithm for C-SAT? (Q2) For which class of Boolean circuits C can we obtain a moderately exponential time satisfiability algorithm (so that we have NEXP  $\not\subseteq C$ )?

For both questions, one of the most interesting classes is  $\mathbf{MAJ} \circ \mathbf{AND}$ . As for Q1, we know sub-exponential size circuits in  $\mathbf{MAJ} \circ \mathbf{AND}$  cannot compute the PARITY function [13]. As for Q2, Williams has shown moderately exponential time algorithms for so-called  $\mathbf{ACC}^0 \circ \mathbf{SYM}$  and  $\mathbf{ACC}^0 \circ \mathbf{THR}$  circuits and NEXP  $\not\subseteq \mathbf{ACC}^0 \circ \mathbf{SYM} \cup \mathbf{ACC}^0 \circ \mathbf{THR}$ . The next natural target is  $\mathbf{TC}^0$ , the class of bounded-depth unbounded-fan-in circuits with (weighted) linear threshold gates because  $\mathbf{TC}^0$  contains  $\mathbf{ACC}^0 \circ \mathbf{SYM}$  and  $\mathbf{ACC}^0 \circ \mathbf{THR}$ . So far, moderately exponential time algorithms have been shown for a special case of  $\mathbf{TC}^0$  by Impagliazzo, Paturi and Schneider [17], where input instances are depth-2 circuits and have a linear number of wires. An obvious open question is to extend their result to handle *polynomial size* depth-2 circuits in  $\mathbf{TC}^0$ . To do so, we must be able to handle polynomial size circuits in  $\mathbf{MAJ} \circ \mathbf{AND}$ .

#### 1.2 Our contribution

Our main result is the following theorem.

**Theorem 1.1.** We can count the number of satisfying assignments for  $C \in \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  deterministically in time

 $\operatorname{poly}(n, m, \log w) \cdot 2^{n - \Omega((n/\log(mw))^{\log n/4 \log(km)})}$ 

and exponential space.

Here we denote by  $\mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  the class of circuits in  $\mathbf{SYM} \circ \mathbf{AND}$  with *n* variables and *m* AND gates of fan-in at most  $k \leq n$ . Our algorithm can handle weighted symmetric gates and we denote by *w* the upper bound on the maximum weight of symmetric gates. See Section 2 and 3 for the formal definitions of weighted symmetric functions and  $\mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$ . Our algorithm runs in time super-polynomially faster than  $2^n$  when, e.g.,  $m = n^{o(\log n/\log \log n)}$  and  $w = 2^{n^{0.99}}$ . As a special case, we obtain an algorithm for the maximum satisfiability problem that runs in time poly $(n^t) \cdot 2^{n-n^{1/O(t)}}$  for instances with *n* variables and  $O(n^t)$  clauses.

Although the running time of our algorithm is super-polynomially faster than  $2^n$  instead of exponentially faster than  $2^n (2^{(1-\varepsilon)n}$  for a universal constant  $\varepsilon > 0$ ), this seems unavoidable due to the Strong Exponential Time Hypothesis (SETH) [7, 16, 18]: The hypothesis states that for all k, there exists  $\varepsilon_k > 0$  such that the satisfiability problem of k-CNF formulas cannot be solvable in time  $2^{(1-\varepsilon_k)n}$ . SETH has been used in proving conditional time lower bounds for several exponential time and polynomial time algorithms, see, e.g., [12, 20].

#### 1.3 Related work

Moderately exponential time algorithms for C-SAT have been shown for various circuit classes C (sometimes with an additional condition on circuit size), e.g.,

- 3-CNF formulas  $(AND \circ OR_3)$  [14, 21],
- k-CNF formulas  $(\mathbf{AND} \circ \mathbf{OR}_k)$  [22, 26, 30],

- CNF formulas  $(AND \circ OR)$  [6, 31],
- Symmetric Boolean Constraint Satisfaction Problems (AND ° SYM) [1],
- Bounded Depth Circuits with AND/OR gates (AC<sup>0</sup>) [2, 7, 15],
- $AC^0$  circuits with modulo gates ( $ACC^0$ ) [37],
- ACC<sup>0</sup> circuits with symmetric/threshold gates at the bottom (ACC<sup>0</sup> SYM/ACC<sup>0</sup> THR) [36],
- weighted instances of Max SAT  $(\mathbf{THR} \circ \mathbf{AND})$  [27],
- depth-2 threshold circuits  $(\mathbf{THR} \circ \mathbf{THR})$  [17],
- De Morgan formulas [11, 28],
- formulas over the full binary basis [32] and finite bases [8]
- Boolean circuits [9, 24],

to name a few, see also [10, 23]. We remark that in [37], Williams gave an algorithm for  $\mathbf{ACC}^0$ -SAT by combining a transformation from  $\mathbf{ACC}^0$  circuits to  $\mathbf{SYM} \circ \mathbf{AND}$  circuits and a fast *evaluation* algorithm for  $\mathbf{SYM} \circ \mathbf{AND}$  circuits.

There are excellent surveys on connections between circuit lower bounds and algorithms for Circuit SAT and related topics [25, 29, 35].

#### 1.4 Our techniques and paper organization

In Section 3, we give our first algorithm for  $\mathbf{SYM} \circ \mathbf{AND}_k$ -SAT based on dynamic programing. The algorithm is moderately exponential time when k is not too large, i.e.,  $k = o(\log n / \log \log n)$ .

In Section 4, we present our second algorithm for  $\mathbf{SYM} \circ \mathbf{AND}_k$ -SAT based on greedy restriction. The novelty of our algorithm and its analysis is a new way of reducing the *bottom fan-in* of circuits in a greedy manner. Intuitively, given a  $\mathbf{SYM} \circ \mathbf{AND}_k$  circuit with m gates, greedy restriction produces a collection of  $\mathbf{SYM} \circ \mathbf{AND}_{k'}$  circuits with  $k' = O(\log(km)/\log n)$  such that at least one of the circuits in the collection is satisfiable if and only if so is the original circuit. Note that previous techniques such as Schuler's width reduction [6, 31] or the standard random restriction achieve  $k' = O(\log(m/n))$  and the bound is not sufficient for our purpose.

Our bottom fan-in reduction is inspired by the similar techniques used in the context of Formula-SAT [10, 28, 32] and Max SAT [27] to reduce the *size* of instances. We show the efficiency of our bottom fan-in reduction and combine it with our first algorithm for **SYM**  $\circ$  **AND**<sub>k</sub>-SAT.

## 2 Preliminaries

We use random access machines as our computation model.

Let V be the set  $\{x_1, \ldots, x_n\}$  of Boolean variables. A *literal* is either a variable or its negation. A *term* is a conjunction of literals. We use the value 1 to indicate Boolean 'true', and 0 'false'. A Boolean circuit  $C : \{0,1\}^n \to \{0,1\}$  is *satisfiable* if there exists a *satisfying assignment* for C, i.e., an assignment  $a \in \{0,1\}^n$  such that C(a) = 1 holds.

A restriction is a mapping  $\rho: V \to \{0, 1, *\}$ . The meaning of  $\rho$  is that if  $\rho(x_i) \in \{0, 1\}$ , then we assign  $\rho(x_i)$  to  $x_i$ , and if  $\rho(x_i) = *$ , then we leave  $x_i$  as it is. Thus, when we apply a restriction  $\rho$  to a Boolean function f, we obtain the Boolean function  $f|_{\rho}$  defined over the variables  $\rho^{-1}(*)$ . We also apply a restriction  $\rho$  to a Boolean circuit C and obtain a Boolean circuit  $C|_{\rho}$ . When we apply a restriction  $\rho$  to a Boolean circuit C, we simplify a Boolean circuit C using the standard transformation  $0 \wedge f \equiv 0$ ,  $1 \wedge f \equiv f$  repeatedly. Here, for two Boolean functions (or circuits) f, g in the same variables, we write  $f \equiv g$  if f(a) = g(a) holds for all  $a \in \{0, 1\}^n$ .

We denote by  $\mathbb{Z}$  the set of integers. A Boolean function  $f : \{0,1\}^n \to \{0,1\}$  is weighted symmetric if there exist a function  $g : \mathbb{Z} \to \{0,1\}$  and integers  $w_0, w_1, \ldots, w_n$  such that  $f(x_1, \ldots, x_n) = g(w_0 + \sum_{i=1}^n w_i x_i)$  holds. In the rest of this paper, we assume that g(z) can be evaluated in time polynomial in  $\log_2 |z|$ , where |z| denotes the absolute value of z.

## 3 A Dynamic Programming Algorithm for $SYM \circ AND_k$

We denote by  $g \circ \mathbf{AND}_k(n, m, w)$  the set of *n*-variable Boolean circuits of the form  $g(w_0 + \sum_{i=1}^s w_i t_i)$ , where  $g : \mathbb{Z} \to \{0, 1\}$ ,  $s \leq m, w_0, w_1, \ldots, w_s \in \mathbb{Z}, \max_{0 \leq i \leq s} |w_i| \leq w$ , and  $t_1, \ldots, t_s$  are terms that contain at most k-literals such that  $t_i \neq t_j$  holds for  $i \neq j$ . We define

$$\mathbf{SYM} \circ \mathbf{AND}_k(n, m, w) := \bigcup_{g: \mathbb{Z} \to \{0, 1\}} g \circ \mathbf{AND}_k(n, m, w).$$

We specify an element C in **SYM**  $\circ$  **AND**<sub>k</sub>(n, m, w) as  $C = \{g, w_0, (t_1, w_1), \dots, (t_s, w_s)\}$  and call s and  $\max_{0 \le i \le s} |w_i|$  the size and the maximum weight of C respectively.

For a restriction  $\rho$ , we simplify  $C|_{\rho} = \{g, w_0, (t_1|_{\rho}, w_1), \dots, (t_s|_{\rho}, w_s)\}$  repeatedly if there exists a pair  $(i, j), 1 \leq i < j \leq s$  such that  $t_i|_{\rho} \equiv t_j|_{\rho}$  holds. That is, we delete  $(t_j|_{\rho}, w_j)$  and replace  $(t_i|_{\rho}, w_i)$  by  $(t_i|_{\rho}, w_i + w_j)$ .

Our first satisfiability algorithm for  $\mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  is described in Fig. 1. The basic idea is as follows:

(Step 1) We construct a table T that contains pairs of the form  $(C, \#\operatorname{sat}(C))$  for every circuit Cin  $g \circ \operatorname{AND}_k(n', m', w')$ , where  $\#\operatorname{sat}(C)$  denotes the number of satisfying assignments for C and n', m', w' are appropriately chosen parameters. Furthermore, pairs are sorted in the lexicographical order with respect to the first coordinate C so that we can use binary search. To do so, we check the number of satisfying assignments for every circuit in  $g \circ \operatorname{AND}_k(n', m', w')$  one by one in the lexicographical order using brute force search.

(Step 2) Let C be an input instance in  $g \circ AND_k(n, m, w)$ . For each restriction  $\rho$  that assigns \* to the first n' variables of C, we check the number of satisfying assignments for  $C|_{\rho}$  using binary search in T and output the sum of them.

Algorithm1( $C = \{g, w_0, (t_1, w_1), \ldots, (t_s, w_s)\}$ : instance, n, m, k, w: integer) 01: if  $C \notin \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$ , return  $\perp$ . 02:  $T \leftarrow \emptyset$ . /\* table for dynamic programming \*/ 03: for each  $C \in g \circ \mathbf{AND}_k(n', m', (s+1) \cdot w)$ , /\* lexicographical order \*/ 04:  $T \leftarrow T \cup \{(C, \# \operatorname{sat}(C))\}$ . /\* brute force search \*/ 05:  $N \leftarrow 0$ . 06: for each  $\rho : V \to \{0, 1, *\}$  such that  $\rho^{-1}(*) = \{x_1, \ldots, x_{n'}\}$ , 07:  $N \leftarrow N + \# \operatorname{sat}(C|_{\rho})$ . /\* binary search in T \*/08: return N.

Figure 1: A Dynamic Programming Algorithm for  $\mathbf{SYM} \circ \mathbf{AND}_k$ 

We will show the following theorem.

**Theorem 3.1.** We can count the number of satisfying assignments for  $C \in \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  deterministically in time

$$\operatorname{poly}(n, m, \log w) \cdot 2^{n - \Omega((n/\log(mw))^{1/k})}).$$

and exponential space using Algorithm1 for appropriately chosen n', m'.

*Proof.* We denote by  $|g \circ \mathbf{AND}_k(n, m, w)|$  the cardinality of  $g \circ \mathbf{AND}_k(n, m, w)$ . To evaluate the running time of (Step 1), we upper bound the size of the table T using the following lemma.

Fact 3.2. For all m, we have

$$|g \circ \mathbf{AND}_k(n,m,w)| \le (2w+1)^{\sum_{i=0}^k 2^i \binom{n}{i}} \le 2^{(k+1)(2n)^k \log(2w+1)}.$$

*Proof.* Note that  $\sum_{i=0}^{k} 2^{i} {n \choose i}$  is the number of different terms that consist of at most k-literals (including a constant function 1). Each term has a weight in  $\{-w, -w + 1, \dots, w - 1, w\}$ . Thus, we have the first inequality. The second inequality follows from an elementary calculation.

Thus, we can bound the running time of Lines 03-04 from above by

 $2^{(k+1)(2n')^k \log(2(m+1)w+1)} \times \operatorname{poly}(m', \log(mw)) \cdot 2^{n'},$ 

where we set  $m' = \sum_{i=0}^{k} 2^{i} \binom{n}{i} \le (k+1)(2n)^{k}$ .

Next we evaluate the running time of (Step 2). Note that the following guarantees that every  $C|_{\rho}$  in Line 06 belongs to  $g \circ \mathbf{AND}_k(n', m', (m+1) \cdot w)$ .

**Fact 3.3.** Let  $C = \{g, w_0, (t_1, w_1), \dots, (t_m, w_m)\}$ . If  $C \in g \circ \mathbf{AND}_k(n, m, w)$  holds, then for all restriction  $\rho$  with  $|\rho^{-1}(*)| = n'$ , we have  $C|_{\rho} \in g \circ \mathbf{AND}_k(n', m', (m+1) \cdot w)$ .

*Proof.* By the definition of  $\mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$ , we have  $\sum_{i=0}^s |w_i| \leq (m+1)w$ . This implies the maximum weight of  $C|_{\rho}$  is at most (m+1)w.

For each  $C|_{\rho}$ , binary search in Line 07 takes time at most

$$\log_2 |g \circ \mathbf{AND}_k(n', m', (m+1) \cdot w)| \times \operatorname{poly}(m', \log(mw)) = \operatorname{poly}(m', \log(mw)).$$

Thus, we can bound the running time of Lines 06-07 above by

$$\operatorname{poly}(m, m', \log(mw)) \cdot 2^{n-n'}.$$

If we set  $n' = \left(\frac{n}{(k+1)2^{k+1}\log(2(m+1)w+1)}\right)^{1/k} = \Theta((n/\log(mw))^{1/k})$ , the total running time of **Algorithm1** is bounded from above by  $\operatorname{poly}(n, m, \log w) \cdot 2^{n-\Omega((n/\log(mw))^{1/k})}$ . This completes the proof.  $\Box$ 

# 4 A Greedy Restriction Algorithm for $SYM \circ AND_k$

For a term t, we denote by |t| the width of t, i.e., the number of literals in t and by  $\operatorname{var}(t)$  the set of variables that appear in t (possibly negated). Let  $C \in \operatorname{\mathbf{SYM}} \circ \operatorname{\mathbf{AND}}_k(n, m, w)$  be a circuit  $\{g, w_0, (t_1, w_1), \ldots, (t_s, w_s)\}$ . We define  $\operatorname{var}_\ell(C) := \bigcup_{i:|t_i| \ge \ell} \operatorname{var}(t_i)$ ,  $\operatorname{freq}_\ell(C, x) := |\{t_i \in C \mid x \in \operatorname{var}(t_i), |t_i| \ge \ell\}|$ , and  $L_\ell(C) := \sum_{i:|t_i| \ge \ell} |t_i|$ .

Our second satisfiability algorithm for  $\mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  is described in Fig. 2. The basic idea is as follows:

(Step 1) Choose a positive integer  $\ell$  according to input. We seek for a variable, say x, that occurs most frequently in terms of width at least  $\ell$ . We recursively run the algorithm for  $C|_{x=0}$  and  $C_{x=1}$ . Here  $C|_{x=a}$  denotes the circuit obtained from C by applying a restriction  $\rho$  such that  $\rho(x) = a \in \{0, 1\}$  and  $\rho(x') = *$  for  $x' \neq x$ .

(Step 2) If there is no term of width at least  $\ell$ , we call Algorithm1.

```
Algorithm2(C = \{g, w_0, (t_1, w_1), \dots, (t_s, w_s)\}: instance, n, n', \ell: integer)
01: if n > n',
         x = \arg\max_{x \in \operatorname{var}(C)} \operatorname{freq}_{\ell}(C, x).
02:
         N_0 \leftarrow \text{Algorithm2}(C|_{x=0}, n-1, n', \ell).
03:
         N_1 \leftarrow \text{Algorithm2}(C|_{x=1}, n-1, n', \ell).
04:
         return N_0 + N_1.
05:
06: else
07:
         N \leftarrow 0.
         for each \rho : \operatorname{var}(C) \to \{0, 1, *\} such that \rho^{-1}(\{0, 1\}) = \operatorname{var}_{\ell}(C),
08:
            w' \leftarrow the maximum weight of C|_{\rho}.
09:
            N \leftarrow N + Algorithm1(C|_{\rho}, n - |var_{\ell}(C)|, m', \ell - 1, w').
10:
11:
         return N.
```



We will show the following theorem.

**Theorem 4.1** (Restatement of Theorem 1.1). We can count the number of satisfying assignments for  $C \in \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  deterministically in time

$$\operatorname{poly}(n, m, \log w) \cdot 2^{n - \Omega((n/\log(mw))^{\log n/4 \log(km)})}$$

and exponential space using Algorithm2 for appropriately chosen  $n', \ell, m'$ .

*Proof.* Let us define a sequence of random variables  $\{C_i\}$  inductively as  $C_0 := C$  and  $C_{i+1} := C_i|_{x=a}$ , where  $x = \arg \max_{x \in \operatorname{var}(C_i)} \operatorname{freq}_{\ell}(C_i, x)$  and a is a uniform random bit.

We can think of the computation of **Algorithm2** as a rooted binary tree. That is, the root node is labeled with  $C_0$ , the left and right children of the root are labeled with  $C_0|_{x=0}$  and  $C_0|_{x=1}$ , and so on. Then, if we pick a node of depth n - n' uniformly at random, the distribution of its label is identical to that of the random variable  $C_{n-n'}$ .

We would like to bound the running time of **Algorithm2** $(C_{n-n'}, n', n', \ell)$ . It is obviously bounded from above by  $poly(n, m, \log w) \cdot 2^{n'}$ . Furthermore, if  $L_{\ell}(C_{n-n'}) < \frac{n'}{2}$  holds, the running time can be bounded by  $2^{n'/2} \times$  (the running time of **Algorithm1** $(C', n'/2, m', \ell - 1, w')$ ) for  $C' \in$ **SYM**  $\circ$  **AND**<sub> $\ell-1$ </sub>(n'/2, m', w') with  $m' = \ell \cdot (n')^{\ell-1}$  and  $w' = (m+1) \max_{0 \le i \le s} |w_i|$ . We need the following lemma that is proven in the next section. **Lemma 4.2** (Greedy bottom fan-in reduction). Let  $C \in \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$ . For all  $n' \ge 4$ , we have

$$\Pr\left[L_{\ell}(C_{n-n'}) \ge 2^{\ell} \cdot L_{\ell}(C) \cdot \left(\frac{n'}{n}\right)^{\frac{\ell+2}{2}}\right] < 2^{-n'}.$$

Since  $L_{\ell}(C) \leq km$ , if we set  $n' = \frac{1}{16} \left(\frac{n}{km}\right)^{2/\ell} \cdot n$  in the above lemma, we have

$$2^{\ell} \cdot L_{\ell}(C) \cdot \left(\frac{n'}{n}\right)^{\frac{\ell+2}{2}} \le \frac{n'}{2},$$

that is, we have  $L_{\ell}(C_{n-n'}) < n'/2$  with probability at least  $1 - 2^{-n'}$ . If we set  $\ell = \frac{4 \log(km)}{\log n}$ , then the total running time of **Algorithm2** is bounded from above by the sum of

 $poly(n, m, \log w) \cdot 2^{n-n'} \cdot 2^{-n'} \cdot 2^{n'}$ 

and

$$poly(n, m, \log w) \cdot 2^{n-n'} \cdot (1 - 2^{-n'}) \cdot 2^{n'/2} \cdot 2^{n'/2 - \Omega((n'/(\log(m'w'))^{1/\ell}))}$$

according to whether  $L_{\ell}(C_{n-n'}) \geq n'/2$  holds or not. An elementary calculation completes the proof.

## 5 Proof of Lemma 4.2

The proof given here is essentially due to Chen, Kabanets, Kolokolova, Shaltiel and Zuckerman, see the proof of Lemma 4.3 in [10], except that we introduce  $L_{\ell}(\cdot)$  and modify some parameters to measure the effect of bottom fan-in reduction rather than the shrinkage of De Morgan formulas.

**Lemma 5.1** (Restatement of Lemma 4.2). Let  $C \in \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$ . For all  $n' \ge 4$ , we have

$$\Pr\left[L_{\ell}(C_{n-n'}) \ge 2^{\ell} \cdot L_{\ell}(C) \cdot \left(\frac{n'}{n}\right)^{\frac{\ell+2}{2}}\right] < 2^{-n'}.$$

We need the notion of super-martingales and a variant of Azuma's inequality for them.

**Definition 5.2.** A sequence of random variables  $X_0, X_1, \ldots, X_n$  is a super-martingale with respect to a sequence of random variables  $Y_0, Y_1, \ldots, Y_n$  if it satisfies  $\mathbf{E}[X_i|Y_0, Y_1, \ldots, Y_{i-1}] \leq X_{i-1}$  for  $1 \leq i \leq n$ .

**Lemma 5.3** (Lemma 4.2 in [10]). Let  $\{X_i\}_{i=0}^n$  be a super-martingale with respect to  $\{Y_i\}_{i=0}^n$ . Define  $Z_i := X_i - X_{i-1}$  for  $1 \le i \le n$ . If, for  $1 \le i \le n$ , the random variable  $Z_i$  (conditioned on  $Y_0, Y_1, \ldots, Y_{i-1}$ ) takes two values with equal probability, and there exists a constant  $c_i \ge 0$  such that  $Z_i \le c_i$  holds, then, for all positive real  $\lambda$ , we have

$$\Pr[X_n - X_0 \ge \lambda] \le \exp\left(-\frac{\lambda^2}{2\sum_{i=1}^n c_i^2}\right).$$

We begin with a lemma that estimates the effect of greedy restriction.

**Lemma 5.4.** Let  $C \in \mathbf{SYM} \circ \mathbf{AND}_k(n, m, w)$  and  $x = \arg \max_{x \in \operatorname{var}(C)} \operatorname{freq}_{\ell}(C, x)$ . Then, we have

$$\max\{L_{\ell}(C|_{x=0}), L_{\ell}(C|_{x=1})\} \le L_{\ell}(C) \cdot \left(1 - \frac{1}{n}\right)$$

and

$$\mathop{\mathbf{E}}_{a \in \{0,1\}} \left[ L_{\ell} \left( C |_{x=a} \right) \right] \le L_{\ell}(C) \cdot \left( 1 - \frac{1}{n} \right)^{\frac{\ell+2}{2}}$$

Proof. Pick any  $t_i$  such that  $|t_i| \ge \ell$  and  $x \in \operatorname{var}(t_i)$ . If  $|t_i| = \ell$ , we have  $|t_i|_{x=a}| < \ell$  for all  $a \in \{0, 1\}$ . If  $|t_i| > \ell$ , we have  $t_i|_{x=a} \equiv 0$  and  $|t_i|_{x=\neg a}| = |t_i| - 1$  for some  $a \in \{0, 1\}$ . Since  $\operatorname{freq}_{\ell}(C, x) \ge \frac{L_{\ell}(C)}{n}$ , we have  $\max\{L_{\ell}(C|_{x=0}), L_{\ell}(C|_{x=1})\} \le L_{\ell}(C) \cdot (1 - \frac{1}{n})$  and

$$\mathbf{E}_{a \in \{0,1\}} \left[ L_{\ell} \left( C |_{x=a} \right) \right] \leq L_{\ell}(C) - \frac{L_{\ell}(C)}{n} \min \left\{ \ell, \left( \frac{1}{2} \cdot \left( \ell + 1 \right) + \frac{1}{2} \cdot 1 \right) \right\}$$
$$= L_{\ell}(C) \left( 1 - \frac{\ell + 2}{2n} \right) \leq L_{\ell}(C) \cdot \left( 1 - \frac{1}{n} \right)^{\frac{\ell + 2}{2}}.$$

Recall that we define a sequence of random variables  $\{C_i\}$  inductively as  $C_0 := C$  and  $C_{i+1} := C_i|_{x=a}$ , where  $x = \arg \max_{x \in \operatorname{var}(C_i)} \operatorname{freq}_{\ell}(C_i, x)$  and a is a uniform random bit. We denote by  $Y_i$  the random bit assigned to the selected variables in step i for  $1 \le i \le n$  and define  $Y_0 := 0$ . We define sequences of random variables  $\{\mathcal{L}_i\}_{i=0}^n, \{I_i\}_{i=0}^n, \{Z_i\}_{i=1}^n$  as follows:  $\mathcal{L}_i := L_{\ell}(C_i), l_i := \ln \mathcal{L}_i$  and

$$Z_i := l_i - l_{i-1} - \frac{\ell + 2}{2} \ln \left( 1 - \frac{1}{n - i + 1} \right)$$

Note that, given  $Y_0, Y_1, \ldots, Y_{i-1}$ , the random variable  $Z_i$  takes two values with equal probability.

**Lemma 5.5.** Define  $X_0 := 0$  and  $X_i := \sum_{j=1}^i Z_j$ . Then, the sequence of random variables  $\{X_i\}_{i=0}^n$  is a super-martingale with respect to  $\{Y_i\}_{i=0}^n$  and for each  $Z_i$ , we have  $Z_i \leq c_i := -\frac{\ell}{2} \ln(1 - \frac{1}{n-i+1})$ .

Proof. By the first inequality of Lemma 5.4, we have  $l_i \leq l_{i-1} + \ln\left(1 - \frac{1}{n-i+1}\right)$ . This implies  $Z_i = l_i - l_{i-1} - \frac{\ell+2}{2} \ln\left(1 - \frac{1}{n-i+1}\right) \leq -\frac{\ell}{2} \ln\left(1 - \frac{1}{n-i+1}\right) = c_i$ . By Jensen's inequality, we have  $\mathbf{E}[l_i|Y_0, Y_1, \dots, Y_{i-1}] \leq \ln \mathbf{E}[\mathcal{L}_i|Y_0, Y_1, \dots, Y_{i-1}]$ . By the second inequality of Lemma 5.4, the right hand side is at most  $\ln\left(\mathcal{L}_{i-1} \cdot \left(1 - \frac{1}{n-i+1}\right)^{\frac{\ell+2}{2}}\right) = l_{i-1} + \frac{\ell+2}{2} \ln\left(1 - \frac{1}{n-i+1}\right)$ . This implies  $\mathbf{E}[Z_i|Y_0, Y_1, \dots, Y_{i-1}] \leq 0$ , that is,  $\mathbf{E}[X_i|Y_0, Y_1, \dots, Y_{i-1}] \leq \mathbf{E}[X_{i-1}|Y_0, Y_1, \dots, Y_{i-1}] = X_{i-1}$ . Thus,  $\{X_i\}_{i=1}^n$  is a super-martingale.  $\Box$ 

Now we are ready to prove Lemma 5.1.

*Proof of Lemma 5.1.* Let  $\lambda$  be arbitrary positive real and  $c_i$ 's be as defined in Lemma 5.5. By Lemma 5.3 and Lemma 5.5, we obtain

$$\Pr\left[\sum_{j=1}^{i} Z_j \ge \lambda\right] \le \exp\left(-\frac{\lambda^2}{2\sum_{j=1}^{i} c_j^2}\right).$$

It is easy to show that  $\sum_{j=1}^{i} Z_j = l_i - l_0 - \frac{\ell+2}{2} \ln \frac{n-i}{n}$  by the definition of  $Z_j$ . Thus, we have

$$\Pr\left[\sum_{j=1}^{i} Z_j \ge \lambda\right] = \Pr\left[l_i - l_0 - \frac{\ell+2}{2}\ln\left(\frac{n-i}{n}\right) \ge \lambda\right]$$
$$= \Pr\left[\mathcal{L}_i \ge e^{\lambda} \mathcal{L}_0\left(\frac{n-i}{n}\right)^{\frac{\ell+2}{2}}\right].$$

For  $1 \le j \le n - n'$ , we have  $c_j = -\frac{\ell}{2} \ln \left(1 - \frac{1}{n-j+1}\right) \le \frac{\ell}{2} \cdot \frac{\sqrt{2\ln 2}}{n-j+1}$ , using the inequality  $-\ln(1-x) \le \sqrt{2\ln 2} \cdot x$  for  $0 < x \le 1/4$ . Thus, for  $1 \le i \le n - n'$ ,  $\sum_{j=1}^{i} c_j^2$  is at most

$$\frac{\ell^2 \ln 2}{2} \sum_{j=1}^{i} \left( \frac{1}{n-j+1} \right)^2 \leq \frac{\ell^2 \ln 2}{2} \sum_{j=1}^{i} \left( \frac{1}{n-j} - \frac{1}{n-j+1} \right) = \frac{\ell^2 \ln 2}{2} \left( \frac{1}{n-i} - \frac{1}{n} \right)$$
$$\leq \frac{\ell^2 \ln 2}{2} \cdot \frac{1}{n-i}.$$

Setting i = n - n', we obtain

$$\Pr\left[\mathcal{L}_{n-n'} \ge e^{\lambda} \mathcal{L}_0\left(\frac{n'}{n}\right)^{\frac{\ell+2}{2}}\right] \le \exp\left(-\frac{\lambda^2}{2\sum_{j=1}^{n-n'} c_j^2}\right)$$
$$\le e^{-\frac{1}{\ell^2 \ln 2}\lambda^2 n'}.$$

Choosing  $\lambda = \ell \ln 2$  completes the proof.

# 6 Concluding Remarks

In this paper, we present a moderately exponential time algorithm for **SYM**  $\circ$  **AND**-SAT. We can extend our algorithm to handle bounded-depth unbounded-fan-in circuits with AND, OR and symmetric gates by combining the depth reduction algorithm due to Impagliazzo, Matthews and Paturi [15] and some transformation techniques due to Beigel, Reingold and Spielman [4] and Beigel [3]. The resulting algorithm runs in time super-polynomially faster than  $2^n$  when the number of gates m and the number of symmetric gates t satisfy  $mt = n \cdot \exp[o(\log n/\log\log n)]$  and  $t = \exp\{o[\log n/\log(mt/n)]\}$ .

There are several interesting future directions. First, can we improve the upper bounds on the size of input instances for which moderately exponential time algorithms exist? We use a simple algorithm based on dynamic programming as the base algorithm and it might be improved by some sophisticated techniques in the design of exponential time algorithms. As for the bottom-fan-in reduction, it seems difficult to do better by only using greedy restriction.

Second, is it possible to give a moderately exponential time algorithm for **THR**  $\circ$  **AND**-SAT, where instances have polynomially many gates? Our algorithm can handle the case when the top gate is a linear threshold gate with weights of magnitude  $2^{n^{0.99}}$ . However, we need weights of magnitude  $2^{\text{poly}(n)}$  to represent general linear threshold gates with polynomial number of inputs.

## References

- A. Abboud, R. R. Williams, and H. Yu. More applications of the polynomial method to algorithm design. In Proceedings of the Twenty-Sixth Annual ACM-SIAM Symposium on Discrete Algorithms (SODA), pages 218–230, 2015.
- [2] P. Beame, R. Impagliazzo, and S. Srinivasan. Approximating AC<sup>0</sup> by small height decision trees and a deterministic algorithm for #AC<sup>0</sup> SAT. In *Proceedings of the 27th Conference on Computational Complexity (CCC)*, pages 117–125, 2012.
- [3] R. Beigel. When do extra majority gates help? polylog(n) majority gates are equivalent to one. Computational Complexity, 4:314–324, 1994.
- [4] R. Beigel, N. Reingold, and D. A. Spielman. PP is closed under intersection. J. Comput. Syst. Sci., 50(2):191–202, 1995.
- [5] E. Ben-Sasson and E. Viola. Short PCPs with projection queries. In Proceedings of the 41st International Colloquium on Automata, Languages, and Programming (ICALP), Part I, pages 163–173, 2014.
- [6] C. Calabro, R. Impagliazzo, and R. Paturi. A duality between clause width and clause density for SAT. In *Proceedings of the 21st Annual IEEE Conference on Computational Complexity* (CCC), pages 252–260, 2006.
- [7] C. Calabro, R. Impagliazzo, and R. Paturi. The complexity of satisfiability of small depth circuits. In *Revised Selected Papers from the 4th International Workshop on Parameterized* and *Exact Computation*, volume 5917 of *Lecture Notes in Computer Science*, pages 75–85, 2009.
- [8] R. Chen. Satisfiability algorithms and lower bounds for boolean formulas over finite bases. In Proceedings of the 40th International Symposium on Mathematical Foundations of Computer Science (MFCS), 2015. To appear.
- [9] R. Chen and V. Kabanets. Correlation bounds and #SAT algorithms for small linear-size circuits. In Proceedings of the 21st Annual International Computing and Combinatorics Conference (COCOON), 2015. To appear.
- [10] R. Chen, V. Kabanets, A. Kolokolova, R. Shaltiel, and D. Zuckerman. Mining circuit lower bound proofs for meta-algorithms. *Computational Complexity*, 24(2):333–392, 2015.
- [11] R. Chen, V. Kabanets, and N. Saurabh. An improved deterministic #SAT algorithm for small De Morgan formulas. In Proceedings of the 39th International Symposium on Mathematical Foundations of Computer Science (MFCS), Part II, pages 165–176, 2014.
- [12] M. Cygan, H. Dell, D. Lokshtanov, D. Marx, J. Nederlof, Y. Okamoto, R. Paturi, S. Saurabh, and M. Wahlström. On problems as hard as CNF-SAT. In *Proceedings of the 27th Annual IEEE Conference on Computational Complexity (CCC)*, pages 74–84, 2012.
- [13] M. Goldmann. On the power of a threshold gate at the top. Inf. Process. Lett., 63(6):287–293, 1997.
- [14] T. Hertli. 3-SAT faster and simpler unique-SAT bounds for PPSZ hold in general. SIAM J. Comput., 43(2):718–729, 2014.

- [15] R. Impagliazzo, W. Matthews, and R. Paturi. A satisfiability algorithm for AC<sup>0</sup>. In Proceedings of the 23rd Annual ACM-SIAM Symposium on Discrete Algorithms (SODA), pages 961–972, 2012.
- [16] R. Impagliazzo and R. Paturi. On the complexity of k-sat. J. Comput. Syst. Sci., 62(2):367– 375, 2001.
- [17] R. Impagliazzo, R. Paturi, and S. Schneider. A satisfiability algorithm for sparse depth two threshold circuits. In *Proceedings of the 54th Annual IEEE Symposium on Foundations of Computer Science (FOCS)*, pages 479–488, 2013.
- [18] R. Impagliazzo, R. Paturi, and F. Zane. Which problems have strongly exponential complexity? J. Comput. Syst. Sci., 63(4):512–530, 2001.
- [19] F. Le Gall. Powers of tensors and fast matrix multiplication. In Proceedings of the 39th International Symposium on Symbolic and Algebraic Computation (ISSAC), pages 296–303, 2014.
- [20] D. Lokshtanov, D. Marx, and S. Saurabh. Lower bounds based on the exponential time hypothesis. Bulletin of the EATCS, 105:41–72, 2011.
- [21] K. Makino, S. Tamaki, and M. Yamamoto. Derandomizing the HSSW algorithm for 3-SAT. Algorithmica, 67(2):112–124, 2013.
- [22] R. A. Moser and D. Scheder. A full derandomization of Schöning's k-SAT algorithm. In Proceedings of the 43rd ACM Symposium on Theory of Computing (STOC), pages 245–252, 2011.
- [23] A. Nagao, K. Seto, and J. Teruyama. A moderately exponential time algorithm for k-IBDD satisfiability. In Proceedings of the 14th International Symposium, on Algorithms and Data Structures (WADS), 2015. To appear.
- [24] S. Nurk. An  $O(2^{0.4058m})$  upper bound for circuit SAT, 2009.
- [25] I. C. Oliveira. Algorithms versus circuit lower bounds. *Electronic Colloquium on Computational Complexity (ECCC)*, TR13-117, 2013.
- [26] R. Paturi, P. Pudlák, M. E. Saks, and F. Zane. An improved exponential-time algorithm for k-SAT. J. ACM, 52(3):337–364, 2005.
- [27] T. Sakai, K. Seto, and S. Tamaki. Solving sparse instances of Max SAT via width reduction and greedy restriction. *Theory Comput. Syst.*, To appear.
- [28] R. Santhanam. Fighting perebor: New and improved algorithms for formula and QBF satisfiability. In Proceedings of the 51th Annual IEEE Symposium on Foundations of Computer Science (FOCS), pages 183–192, 2010.
- [29] R. Santhanam. Ironic complicity: Satisfiability algorithms and circuit lower bounds. Bulletin of the EATCS, 106:31–52, 2012.
- [30] U. Schöning. A probabilistic algorithm for k-SAT based on limited local search and restart. Algorithmica, 32(4):615–623, 2002.

- [31] R. Schuler. An algorithm for the satisfiability problem of formulas in conjunctive normal form. J. Algorithms, 54(1):40–44, 2005.
- [32] K. Seto and S. Tamaki. A satisfiability algorithm and average-case hardness for formulas over the full binary basis. *Computational Complexity*, 22(2):245–274, 2013.
- [33] R. Williams. A new algorithm for optimal 2-constraint satisfaction and its implications. Theor. Comput. Sci., 348(2-3):357–365, 2005.
- [34] R. Williams. Improving exhaustive search implies superpolynomial lower bounds. SIAM J. Comput., 42(3):1218–1244, 2013.
- [35] R. Williams. Algorithms for circuits and circuits for algorithms. In *Proceedings of the 29th* Annual IEEE Conference on Computational Complexity (CCC), pages 248–261, 2014.
- [36] R. Williams. New algorithms and lower bounds for circuits with linear threshold gates. In *Proceedings of the 46th Symposium on Theory of Computing (STOC)*, pages 194–202, 2014.
- [37] R. Williams. Nonuniform ACC circuit lower bounds. J. ACM, 61(1):2, 2014.
- [38] F. Zane. Circuits, CNFs, and satisfiability. PhD thesis, UC San Diego, 1998.

ECCC

ISSN 1433-8092

http://eccc.hpi-web.de